

Fig. 1 (PRIOR ART)





Fig. 2 (PRIOR ART)

MATO






Fig. 4A (PRIOR ART)




Fig. 5





Fig. 6



EN: 5 3 3 ***** * <u>8</u> 器 **X X** Mat2 Mat5 ENO ENZ EN4 EN6 EN1 EN3 EN5 EN7 Ξ Ξ **器 X** X × $\overline{\mathsf{x}}$ × ENS **X** Mat4 Mat1 E **× X** E **S** ENG ENG * **X** Mat3 Mato -EN 120 Control Circuit A3~A1 → DR7236 — DR3618 — DR1809 —

X

X

Mat8

X

*

Mat7

X

X

Mat6

呂

8

器


EŊŞ

ES:

EN4

Fig. 7

Fig. 8



MAT4 SS 107 SA7 EN7 901 ES3 105 SA5 Y-DEC & Y-GATE ENG NDLO ~ NDL7 Fig. 9 104 EŞ. 103 SA3 **S**S 102 E 101 100




Fig. 11

